I. INTRODUCTION
T O ENABLE low-power electronics in the next generation, building single electron transistors (SETs) with standard silicon nanoelectronics process is a very attractive approach [1] , [2] , [6] . Especially, the SETs compatible with existing CMOS device architectures are potentially important for high-density memory cells. Table I lists several studies of silicon-based SETs with MOS structures, and reveals that downsizing the SET is essential to achieving the Coulomb blockade oscillation (CBO). The main challenges are the control of tunnel barriers [3] , [4] and the suppression of short-channel effects [1] . Boeuf et al. [6] has demonstrated controlled single-electron effects using nonoverlapped extensions acting as tunnel barriers. M. Peters et al. [1] showed significant CBO using multiple-gate silicon-oninsulator (SOI) MOSFETs to overcome the short-channel effect. Although both studies represent attractive schemes to build SETs on large-scale wafers, the operating temperature is low (less than about 5 K).
To allow high-temperature operation, the size of the SET needs to be further reduced [1] - [7] , [12] . The suppression of short-channel effects, therefore, is especially critical to enabling single-electron tunneling at elevated temperature in the scaled MOSFET. In this letter, we control the short-channel effect for devices with gate length down to 30 nm using thin oxide and multiple-gate SOI structures [9] , [10] . Our device structure features nonoverlapped gate to source and drain. We conduct an assessment of single-electron effects in our multiple-gate SOI MOSFETs with 1.6-nm gate oxide near room temperature.
II. DEVICES
Our transistors, as shown in Fig. 1 , were fabricated on p-type SIMOX SOI wafers using optical lithography as described in [10] . The Si-body thickness, , was thinned down to about 40 nm by thermal oxidation. The fin-width, , was defined by wet-etching and is about 25 nm. After was developed, the 1.6-nm gate oxide was thermally grown. The ultra-thin gate oxide contributes to not only the suppression of short-channel effects, but also the gate-dot coupling strength of the SET [2] .
The gate length was defined by in situ heavily doped n poly-silicon gate and ranges from 30 to 40 nm. Without the light doping drain (LDD) implantation, the composite spacer of silicon oxide and nitride was deposited and anisotropically etched. The undoped regions under the spacers separate the inversed carriers from source/drain and act as electrostatic tunnel barriers as depicted in Fig. 1 . Finally, heavily-doped n source/drain was made. It is worth noting that the parasitic source/drain resistance, which may determine the tunnel barrier [5] , depends on and in this multiple-gate SOI structure.
III. RESULTS AND DISCUSSIONS Fig. 2 shows the -characteristics measured by HP4156B in a low-noise probe station at room temperature for the device with nm and nm. Periodic oscillations in , an indication of the CBO [2] , [4] , [8] , [13] , can be seen starting from . For an SET, the ability to produce CBO at low gate bias is important to low-power applications [2] . We have also noted that the periodic oscillations can be reproduced from sample to sample, and the peaks of each period for the same device may be repeated at the same gate bias. It can be seen from the inset of Fig. 2 that the oscillating period is about 17 mV. For devices with large dimensions under the same measurement system, nevertheless, only the thermal noise can be seen. In addition, we have confirmed that the effect of source accuracy [16] is not responsible for the observed periodic oscillation.
To further analyze the periodic oscillation in , both the discrete fast Fourier transform (FFT) [11] and the histogram of the directly counted peak-to-peak spacing [5] , [6] in the -characteristics can be applied. The power spectrum density of FFT, shown in Fig. 3(a) , may represent the intensity of the corresponding periodic signal plus the period counts of [ Fig. 3(b) ]. It can be confirmed from Fig. 3 that the observed conductance oscillation in Fig. 2 indeed has a period of 17 mV. The period of conductance oscillation, , represents the charging energy and is related to the gate capacitance by [12] , [20] . From mV and the gate capacitance per unit area F/cm , we may deduce an effective area of the dot, cm , which is about a factor of three smaller than the total gate area of our FinFET device cm . Note that similar discrepancy has also been observed in [6] . Besides uncertainties of process control in very small geometries, the discrepancy between the deduced effective area and the total gate area of our device may stem mainly from the junction capacitance [14] , [15] . In other words, the quantum dot in our device may no longer be considered as a disk-like island but rather a three-dimensional box. In addition, the shape of this three-dimensional box may be deformed by because the tunnel barriers may be electrostatically modulated by . Therefore, the oscillating period, , is a distribution instead of a fixed value. As shown in Fig. 3(b) , our measured can be described by Gaussian distribution [6] , [17] - [19] with mV and sd mV : mean, sd: standard deviation). Moreover, the normalized width of the distribution, sd , is about 0.2. Similar results have also been obtained in [6] and [19] . Fig. 4 shows the -characteristics for the device with nm and nm at C. The phenomenon of oscillation can still be seen. Moreover, we have noted that the oscillating period, , is about 15 mV, as shown in the inset of Fig. 4 , for all the devices with this size. Compared with the 17-mV period for nm (Fig. 3) , the decreased for nm may be attributed to the increased . This geometrical dependence of charging energy indicates that the observed single-electron effect is controlled by the gate geometry rather than the disordered potential landscape demonstrated in the multiple-gate SOI structures of [1] .
IV. CONCLUSION
We have conducted an assessment of single-electron effects in ultrashort multiple-gate SOI MOSFETs with 1.6-nm gate oxide. Coulomb blockade oscillations have been observed at room temperature for gate bias as low as 0.2 V. The charging energy may be modulated by the gate length of the MOSFET. The multiple-gate SOI structure, with its main advantage in the suppression of short-channel effects for CMOS scaling, presents a very promising scheme to build room-temperature single-electron transistors with standard silicon nanoelectronics process.
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